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I. INTRODUCTION
The term "gamma" originates from the nonlinear responses of cathode ray tubes (CRTs) caused by electrostatic effects in the electron gun. The luminance produced by CRTs is not linearly proportional to the input voltage. Instead, the produced luminance L is proportional to the input voltage V raised by a power gamma L = V (1) where V is normalized over zero and one. In order to compensate this nonlinearity, gamma correction is performed on the input signal to achieve correct production of the luminance on the display [1] . Fig. 1 illustrates the signal flow in a typical display system. The most commonly used value for gamma correction is = 1=0:45 which is the basis of various standards including the ITU Rec. 709 specification [1] . Although modern display devices such as liquid crystal displays (LCDs) and plasma display panels (PDPs) are inherently linear, gamma correction is still performed for perceptual coding purposes [2] . This is related to the fact that inverse of the CRT's transfer function is remarkably similar to the perceptual uniformity of human vision given by the Weber-Fechner law [3] .
The most straightforward realization of gamma correction involves direct table lookups [4] , [5] . For a typical display system that supports 8 bits per component, an 8-bit input/8-bit output table is often placed before or after the frame buffer. This approach is simple to implement and requires a table size of just 2 8 2 8 = 2048 bits. However, using eight bits to select the table entry can cause significant banding (or contouring) in the low luminance regions. This is because in these regions the gamma correction curve has a slope greater than one, and thus maps quantization step sizes at the input to larger step sizes at the output. When these transformed step sizes are overlayed on the inherent step sizes available at the output, the ability to generate certain luminance levels at the output can be lost. To fully exploit the output resolution in the presence of gamma correction, a higher input resolution is needed. This is illustrated in Fig. 2 which shows gamma correction in the low luminance regions of 8-, 10-, and 12-bit inputs with the output fixed at eight bits. The lower input resolutions create large luminance jumps in the low luminance regions at the display device, causing banding artifacts.
While the severity of these artifacts can be lessened by using more bits at the input, this leads to an exponential increase in storage if a direct lookup The use of multiple tables for different parts of the input interval has been considered in [7] . This leads to reduction in overall table size relative to a single table approach, but still suffers relatively large memory requirements. In order to overcome the large memory space drawbacks of traditional lookup table-only-based approaches, several implementations involving piece-wise linear polynomial approximations and interpolations have been proposed [8] , [9] . Under this approach, the input interval is partitioned into nonuniform segments and linear approximation or interpolation is performed for each segment. Although the memory burden is significantly reduced, the precision of the gamma corrected samples is significantly lower than that available through direct table lookup methods. Such loss of precision can potentially lead to misrepresented luminance values on the display. Moreover, the nonuniform segmentation strategies, while quite effective in reducing memory, have typically been performed manually and are not guaranteed to be optimal.
In contrast to previous piece-wise linear methods, the approach described in this paper partitions the input interval in an automated systematic manner that results in the minimal number of segments for a given precision requirement. In addition, the gamma corrected samples are analytically guaranteed to be accurate to one unit in the last place (ulp). This means that if the gamma corrected samples are eight bits over [0,1), the error is at most 2 08 compared to infinitely precise gamma samples.
II. SEGMENTATION
For hardware-based piece-wise polynomial approximations, uniform segmentation in which all segments are of equal size has been commonly employed. The most significant bits of the input serve as the index to the coefficient table. Although uniform segmentation has the advantage of being simple, for functions with high absolute first-order or higher order derivatives (referred to as nonlinear functions in the following), the number of segments can be impractically large [10] . To minimize segment count, the sizes of the segments should be adapted to the local nonlinearities of the functions.
We utilize hierarchical segmentation described in [10] , which consists of a two-level hierarchy of uniform segments and segments whose sizes vary by powers of two. Since the gamma correction curve has a high and rapidly changing first derivative at the beginning of the interval, the segmentation scheme denoted P 2S L and having segment sizes that increase by powers of two is chosen for the outer segmentation. Uniform segmentation U S is used for the inner segmentation.
The B x bits of the input x are split into three partitions: x 0 , x 1 , and x2 . x0 and x1 are used to index the outer and inner segmentation, respectively, while x 2 is used for the polynomial arithmetic. The number of addressable segments si of the partition i is constrained as follows:
where Bx denotes the bit width and 3i denotes the segmentation of the partition i.
For the P 2S L case, it is not intuitive why up to B x + 1 segments can be formed. Consider the case when Bx = 12, the outer segmentation is P 2S L , and B x = 8. As illustrated in Table I, it is possible to construct a maximum of nine segments. With the exception of the initial segments, the segment lengths increase by powers of two.
The P 2S L segment address for a given x 0 can be computed by
if MSB(x 0 ) = 1 (4) where LZD(x 0 ) and MSB(x 0 ) return the number of leading zeros and the most significant bit of x0 , respectively. Let x i denote the set of bits that remains constant within an outer segment (bits left to the vertical partition lines in Table I ). For instance in Table I , when j = 3, then x0 = 000001. The inner segmentation uses B x bits immediately right of x 0 (italic bits in Table I ). For the case when the outer segmentation is P 2SL, the number of bits corresponding to x 0 , B x can be computed as follows:
The original hierarchical segmentation method allows variable numbers of uniform segments to each outer segment, i.e., Bx can be variable. Two barrel shifters are required due to the variable natures of
and B x . Barrel shifters are rather costly in hardware in terms of both area and delay. Since display devices require fast response times, stringent requirements are placed on the gamma correction circuity. In P 2S L , B x is inherently variable, hence, the first barrel shifter is mandatory. The second barrel shifter, however, can be omitted by keeping B x constant, meaning that the number uniform segments to all outer segments are kept to be the same. We found that for the designs considered in this work, eliminating the second barrel shifter lead to approximately 30% increase in segment count and coefficient table size, but reduced the overall area and latency by approximately 5% and 10%, respectively. in the minimal number of segments. These parameters mean that there are a total of 9 P 2SL outer segments with four US segments in each, resulting in a total of 36 segments. Chebyshev coefficients are used for the polynomials. Although the results discussed in this paper are based on = 1=0:45 and linear approximations, arbitrary functions (such as the ITU Rec. 709 specification [1] ) and polynomial degrees are supported by the framework.
III. ARCHITECTURE AND BIT-WIDTH DETERMINATION
A. Architecture 
A barrel shifter is present inside this unit due to the variable nature of B
x .
The appropriate coefficient table address for a given x is generated by shifting the P 2S L address by B x bits to the left and adding x 1 to it. Since x 0 and x 1 are implicitly known for a given segment, x 2 is used instead of x for the polynomial arithmetic to reduce the size of the operators. x 2 is scaled to occupy the range [0,1), which in turn requires appropriate transformations on the Chebyshev coefficients. x 2 is quantized to Bx bits before it is fed to the multiplier. Some contemporary gamma correction hardware, such as that found in recent ATI Radeon graphics cards [11] , support "programmable gamma correction," where the gamma value can be altered on-the-fly by the user. This feature can be added to the architecture in Fig. 4 by employing a writable polynomial coefficient table, i.e., a RAM. The coefficients corresponding to a set of predefined gamma values can be stored in a separate ROM or in software. Alternatively, full control can be given to the user to supply custom coefficients. 
B. Bit-Width Determination
In the multiply-and-add step of Fig. 4 , signals are quantized between each operation to reduce the size of the operators and coefficients. For the subsequent discussions, the integer bit-width (IB) and the fractional bit-width (FB) of a signal z are denoted by IB z and FB z , respectively, i.e., B z = IB z + FB z . IB governs the range, while FB governs the precision of a signal. Two's complement fixed-point arithmetic is assumed.
A technique based on computing the roots of the derivative of the signal is used to determine the required IBs for each signal. This range analysis approach allows the computation of the exact range for every signal. For FB determination, an improved version of the MiniBit approach [12] is used to determine the bit widths. For the quantization of a signal z into FB z fractional bits, the original MiniBit approach assumed a fixed worse case error bound of 2 0FB for truncation and 2 0FB 01 for round-to-nearest.
By contrast, here, we obtain tighter error bounds by comparing the full precision of the original value against the desired precision of its quantized version. The following modified quantization errors "z can be established for truncation and round-to-nearest for a signal z: (10) where FB z is the full precision of the unquantized z. For the addition z = x+y and the multiplication z = x2y, FB z is defined as follows: z = x + y : FB z = max(FBx; FBy) (11) z = x 2 y : FB z = FB x + FB y : (12) Using the previous equations, an analytical error expression that is a function of the internal signal bit widths can be constructed at the output y in Fig. 4 . Simulated annealing is applied to the error expression in conjunction with a hardware area estimation function to determine the optimal FBs [12] to each signal. Table II shows the bit widths determined for the 12-bit x/8-bit y example in Section II. Truncation is assumed forx2 and D0, while round-to-nearest is assumed for C 1 , C 0 , and y. Note that IB can be negative as in the third column of Table II . In this example, IB = 02 means that the first two fractional bits of C1 will always be zero. This fact can be exploited in the hardware implementation. The width of the two coefficients is 9 + 13 = 22 bits. Since there are a total of 36 segments, the polynomial coefficient table size is 22 2 36 = 792 bits, which is a factor of 41.4 reduction compared to the 32 768 bits required for direct table lookup. Fig. 5 shows an error plot for all possible input values for the 12-bit x/8-bit y case with the bit-widths in Table II incorporated. Values computed in IEEE double-precision floating point are used as the reference for error computation. As anticipated, the ulp error of all values are found to be less than 1 ulp. In addition, 94% of the values have an error of less than 1/2 ulp (i.e., exactly rounded) meaning that in most The black curve indicates the inherent approximation error, while the grey curve indicates the error with finite precision effects. 94% of the samples have an error of less than 1/2 ulp. Fig. 6 . Emulating fixed-point multiplication and addition using integer arithmetic. The grey "Q" squares perform quantization.
cases the precision obtained is equivalent to a direct table lookup. The mean-squared error is found to be 1.38210 06 , which is marginally higher than the 1.27210 06 of a direct table lookup. Similar trends are observed for other input and output bit-width combinations.
Although hardware design tools facilitate fixed-point arithmetic, support for negative IBs are not provided. This can be addressed by performing integer arithmetic with an implicit binary point. Fig. 6 illustrates how the fixed-point multiplication z = x 2 y and the fixed-point addition z = x + y are performed via integer arithmetic. The multiplier generates the result z 0 which is B x + B y bits wide, where IB z = IB x + IB y and FB z = FB x + FB y . The most significant bits (MSBs) and least significant bits (LSBs) of z 0 that are not to be used in z need now to be eliminated. A bit selector is used to trim off the unwanted IB z 0 IB z MSBs. A quantizer is then applied to the resulting signal to eliminate the FB z 0 FBz LSBs. The final signal is the desired z that is B z bits wide.
In addition, it is important to ensure that the implicit binary point of the operands are aligned. If FBx > FBy , in Fig. 6 is set to 0 and = FB x 0 FB y . Similarly, if FB x < FB y , then = FB y 0 FB x and = 0. For the case when FB x = FB y , both and are set to zero. Note that these are constant shifts, requiring just wires and no extra hardware resources. The adder generates the result z 0 which is max(Bx; By) + 1 bits wide, where IB z = max(IBx; IBy) + 1 and FB z = (FBx; FBy). As in multiplication, the bit selector and the quantizer are used to generate the desired output z.
IV. IMPLEMENTATION RESULTS
For hardware implementation, a Xilinx Virtex-4 XC4VLX100-12 field-programmable gate array (FPGA) was used. Designs were written in VHDL, synthesized with Synplicity Synplify Pro 8.4, and placed and routed using Xilinx ISE 8.1.02i. The combinatorial delay averages 5 ns for the direct table lookup designs and 38 ns for the proposed designs. Though 38 ns may seem rather large, since we are dealing with feed-forward systems, pipelining can be applied in a straightforward manner to reduce the critical path. We have implemented a heavily pipelined design for 12-bit x/8-bit y on the Virtex-4 XC4VLX100-12 FPGA and found that it occupies 146 slices and one DSP slice (which can do an 18-bit by 18-bit multiplication followed by a 48-bit addition). Embedded 18-Kb RAMs are not utilized since the coefficient table size of this design is only 792 bits. The pipelined design runs at 378 MHz (critical path of 2.6 ns) and has a latency of 13 clock cycles (34 ns). The same design has also been mapped onto a low-cost Spartan-3 XC3S5000-5 FPGA, in which the pipelined design is able to run at 180 MHz. Similar clock speeds are obtained for pipelined direct table lookup designs (with registered inputs and outputs), which have a latency of two clock cycles. Although the piecewise linear designs exhibit initial delays of 11 cycles (29 ns) more than the direct table lookups, which is a small compromise given the considerable area advantage of the piece-wise linear approach.
We have also performed comparison with respect to the 10-bit
x/10-bit y design described by Lin et al. [8] , which performs linear interpolation with the gamma correction curve partitioned nonlinearly into eight segments. When mapped onto the Virtex-4 XC4VLX100-12 FPGA combinatorially using slices only, the design in [8] occupies 72 slices and has a delay of 11 ns. A 10-bit x/10-bit y implementation using our approach leads to an area of 221 slices and a delay of 33 ns, which is larger by a factor of three in both area and delay. However, the Lin et al. design exhibits a maximum error of 85 ulp and a mean squared error of 2.33210 04 which is two orders of magnitude larger than the maximum errors of 0.68 ulp and three orders of magnitude larger than the mean-squared error of 8.50210 08 provided by the design methodology we describe.
V. CONCLUSION
A flexible and highly efficient hardware architecture for precise gamma correction via piece-wise linear polynomial approximations has been presented. The flexibility of the architecture allows the support of arbitrary gamma values, input bit widths, and output bit widths. The gamma correction curve is segmented in a nonuniform manner, resulting in low segment count while also allowing hardware-efficient polynomial coefficient indexing. Analytical bit-width analysis has been described for deriving the minimal integer and fractional bit widths to each signal in the data path. The analysis allows the outputs to exhibit comparable precision to that of a direct table lookup approach. Experimental results for combinatorial and pipelined implementations on a Xilinx Virtex-4 FPGA have been presented showing significant reductions in memory sizes over direct table lookups.
